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Abstract
In this paper, to analyze end-to-end timing behavior in heterogeneous processor and network environments accurately, we adopt
and modify a heterogeneous selection value on communication contention (HSV CC) algorithm, which can synchronize tasks and
messages simultaneously, for stream processing distribution. In order to adapt the concepts of a static algorithm like HSV CC to
automotive data stream management system (DSMSs), one must first address three issues: (i) previous task and message schedules
might lead to less efficient resource usages in this scenario; (ii) the conventional method to determine the task scheduling order may
not be best suited to deal with stream processing graphs, and; (iii) there is a need to be able to schedule tasks with time-varying
computational requirements efficiently. To address (i), we propose the heterogeneous value with load balancing and communication
contention (HVLB CC) (A) algorithm, which considers load balancing in addition to the parameters considered by the HSV CC
algorithm. We propose HVLB CC (B) to address issue (ii). HVLB CC (B) can deal with stream processing task graphs and more
various directed acyclic graphs to prevent assigning a higher priority to successor tasks. In addition, to address issue (iii), we propose
HVLB CC IC. To schedule tasks more efficiently with various computation times, HVLB CC IC utilizes schedule holes left in
processors. These idle time slots can be used for the execution of an optional part to generate more precise data results by applying
imprecise computation models. Experimental results demonstrate that the proposed algorithms improve minimum schedule length,
accuracy, and load balancing significantly compared to the HSV CC algorithm. In addition, the proposed HVLB CC (B) algorithm
can schedule more varied task graphs without reducing performance, and, using imprecise computation models, HVLB CC IC
yields higher precision data than HVLB CC without imprecise computation models.
Keywords: automotive data stream management system, heterogeneous processor and network, load balancing, list scheduling,
imprecise computation
1. Introduction
Modern automotive systems incorporate a range of data from
on-board and external sensors. Advanced driver-assistance sys-
tems, such as collision warning systems [1], help prevent acci-
dents by alerting drivers to oncoming vehicles or pedestrians,
which requires monitoring of the environment. Autonomous
driving systems, such as the Google driverless car, should be
able to determine when to change lanes and take appropriate
action to avoid obstacles. To realize these functionalities, con-
temporary automotive systems require many types of data, such
as own-vehicle and surrounding-vehicle information.
Automotive systems are distributed systems. Currently, mod-
ern luxury vehicles have more than 70 electronic control units
(ECUs) connected to various in-vehicle networks [2]. These
ECUs comprise different types of microcontrollers, from sim-
ple 4-bit controllers to complex 32-bit controllers, to handle
different operations [3]. Various types of microcontrollers are
managed by ECUs that are connected via multiple in-vehicle
networks, such as local interconnect networks (LINs), con-
troller area networks (CANs), and media-oriented system trans-
port (MOST) networks [4]. Thus, automotive software devel-
opment is complex, and as the complexity of data processing
and amount of data increases, automotive software develop-
ment will become increasingly complex.
Research has been conducted on the adaptation of data
stream management systems (DSMSs) for automotive embed-
ded systems to reduce data processing complexity and lower
software development costs while increasing the amount of
available data [5]. In current systems, automotive data from
on-board and external sensors are processed and managed indi-
vidually by separate electronic control units (ECUs). The du-
plication of data processing over multiple applications and the
associated software development costs increase with increased
amounts of data. Thus, researchers have focused on DSMSs for
automotive system applications that can process streamed data
at low latency using processes that are shared over multiple ap-
plications [5, 6, 7].
Existing DSMSs [8, 9, 10, 11] are designed to run on general-
purpose computers and primarily target network monitoring
and financial analysis applications. Such applications require
abundant resources but do not necessarily consider strict real-
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time constraints. In general-purpose DSMSs, dynamic distribu-
tion and stream processing optimization at runtime over multi-
ple processors [12, 13, 14] are commonly adopted. These dy-
namic methods are difficult to implement in automotive embed-
ded systems because time predictability for stream processing
cannot be guaranteed and because a large number of modules
would be required, which is not appropriate for automotive sys-
tems. Therefore, a distribution method that can guarantee strict
time predictability for stream processing is required.
In distributed real-time systems, application tasks usually
have precedence constraints so that the results can be used as in-
put data for other tasks. Real-time applications can be described
as directed acyclic graphs (DAGs) that have end-to-end dead-
lines in order to take advantage of parallel distributed process-
ing. Parallel processing performance is highly dependent on
task and message scheduling [15, 16]. Scheduling distributes
multiple tasks and messages to realize parallel processing and
to satisfy precedence requirements. Scheduling an application
on multiple processors to minimize overall scheduling length
and parallel processing time is a multi-processor scheduling
problem, which is recognized as an NP-complete optimization
problem. Thus, heuristics are utilized to obtain near-optimal
solutions than searching all possible scheduling patterns, which
is not possible for realistic large-scale scheduling problems.
Most heuristic scheduling algorithms are based on list
scheduling [17, 18, 19, 20, 21, 22, 23]. List scheduling con-
sists of two phases: (i) a task prioritizing phase in which tasks
in a DAG are listed by priority, and (ii) a processor-selection
phase, in which the tasks with the highest priorities are sched-
uled. List scheduling is a generally accepted method because it
provides high-quality scheduling and has low complexity [24].
Thus, many list scheduling algorithms have been proposed for
near-optimal solutions in parallel and distributed systems.
However, achieving time accuracy in heterogeneous environ-
ments is difficult for most list scheduling algorithms because
they use the average computation time for each task on hetero-
geneous processors, even though different computation times
must be considered. Furthermore, they assume that all pro-
cessors are fully connected so that communication can occur
simultaneously. This can lead to inaccurate scheduling results
in automotive systems. Given these ideal assumptions of exist-
ing list scheduling algorithms, such algorithms have not been
widely utilized in heterogeneous computing systems.
To address these assumptions, Xie et al. [25] proposed
heterogenous selection value on communication contention
(HSV CC) for automotive embedded systems based on list
scheduling. HSV CC can schedule tasks and messages simul-
taneously and considers communication contention. However,
HSV CC has several issues when applied to the automotive
DSMSs. First, task and message scheduling results can lead
to inefficient resource usage. Tasks and messages are likely
to be assigned to specific processors and network links, and,
in the worst case, some processors and links are poorly uti-
lized. Second, HSV CC was designed to schedule DAGs and
consequently, some stream processing applications for automo-
tive DSMSs may not be scheduled appropriately. Third, tasks
whose requested processing times can vary over time have to be
scheduled efficiently to apply HSV CC to automotive DSMSs.
We propose the heterogeneous value with load balancing and
communication contention (HVLB CC) static list scheduling
algorithm, which considers load balancing (LB) over multiple
processors and can be applied to automotive DSMSs. When
scheduling tasks and messages, both the HSV CC parameters
and parameters that balance the load among the processors are
considered. In addition, this method achieves schedule length
reduction by considering processor loads to utilize resources
more efficiently. Our main contributions are as follows.
•We propose a list scheduling algorithm that considers pro-
cessor LB to reduce parallel execution times (HVLB CC (A)).
The proposed algorithm can deal with important load balanc-
ing parameters in addition to HSV CC parameters. We show
that HVLB CC can produce more accurate scheduling results
with task and message synchronization. HVLB CC can also be
applied to real-time heterogeneous distributed computing sys-
tems.
• We address the scheduling problem that occurs in
HSV CC, i.e., when scheduling task graphs for stream process-
ing, tasks are scheduled before the predecessor tasks are sched-
uled (HVLB CC (B)). Compared to HSV CC, the proposed al-
gorithm can schedule stream processing graphs (SPGs) and dif-
ferent types of DAGs.
• We extend the HVLB CC algorithm to execute data
streams more efficiently (HVLB CC IC). HVLB CC can ex-
ploit schedule holes to deal with varying requested processing
times. We utilize imprecise computations for tasks with vary-
ing processing times. This approach produces more precise
data than an approach that do not utilize imprecise computa-
tion models can produce.
• Compared to HSV CC, the proposed algorithm demon-
strates improved speedup, scheduling accuracy, and LB. Fur-
thermore, the extended version of HVLB CC with imprecise
computations can produce more precise data results than the
original can produce.
The remainder of this paper is organized as follows. A sys-
tem model and a stream processing application model are de-
scribed in Section 2. The problem is defined in Section 3. Sec-
tion 4 details the proposed algorithm. Simulation results are
presented in Section 5. In Section 6, previous work related
to scheduling algorithms on heterogeneous distributed systems
is reviewed. Conclusions and suggestions for future work are
given in Section 7.
2. System Model
In this section, we describe a DSMS for automotive embed-
ded systems [26, 27], assumptions about the target system, and
a stream processing application model.
2.1. Stream Processing
A DSMS processes stream data generated continuously in
large volumes in real-time using a query. The query is regis-
tered with the system and executes continuously as new stream
data arrives. By registering a query in advance, the overhead
2
Join2 Map5Map4
Map6
Map data
Join5 Collision
warning
Filter
Join3
Navigation
NavigationJoin1
Map1
Join4Radar
Map2
V2V comm.
Communication NetworkMultiple ECUs
Automotive DSMS
Distributed stream processing
Operator
Stream queue
Aggre
gate
Figure 1: Adapting DSMS to automotive systems and sample query for stream
processing
required to issue a query for each process is smaller than that
required in a DBMS. This enables processing in real time. A
query consists of one or more operators, and two consecutive
operators are connected with a stream queue. An operator is a
communication entity that uses a tuple, i.e., a set of data values,
and outputs the computed result tuples to the next stream queue.
For example, in Figure 1, the circle and arrow in the query file
represent an operator and a stream queue, respectively.
In stream processing, a precedent operator executes and pro-
duces one or more result tuples using input tuples. The re-
sult tuples are delivered to subsequent operators or applica-
tions through a stream queue. Operators used for automotive
DSMSs, such as Map, Filter, and Join, are based on Borealis,
which is a general-purpose DSMS [8]. The operator function-
alities and other details are described in [6, 26].
There are two main differences between automotive and gen-
eral DSMSs. The first difference is that the automotive DSMS
requires synchronous execution. The in-vehicle system has
different data acquisition rates for the in-vehicle sensors and
the outside vehicle communication. Therefore, the timestamps
need to be aligned to synchronize execution. Second, static
scheduling needs to be implemented in the in-vehicle system
because it is not necessary to guarantee strict real-time process-
ing in this case.
2.2. DSMS-Based Data Integrated Architecture
In the current automotive system architecture, data retrieved
from on-board and external sensors are processed individually
by separate applications embedded in an ECU because suppli-
ers provide a product as a set consisting of software and the re-
lated sensors. Therefore, data processes can be duplicated over
multiple applications in different ECUs. Furthermore, when
system properties (e.g., sensor type) must be changed, large
parts of the application programs must be modified. To tackle
these issues, automotive DSMSs have been developed based on
the data integrated architecture [6, 26] shown in Figure 1. Ap-
plications can be separated from sensor devices because data
processing for multiple sensors is defined in the DSMS rather
than in the sensors. Thus, data from multiple applications is
accessible in a location-transparent manner. In addition, chang-
ing system properties becomes easier because applications are
independent from specific sensors; thus, automotive software
development costs can be reduced.
Table 1: Computation time matrix corresponding to Fig 3
Task p1 p2 p3
n1 18 12 14
n2 12 8 10
n3 12 8 10
n4 21 14 17
n5 9 6 7
n6 15 10 12
n7 26 17 20
n8 14 9 11
n9 20 13 16
n10 15 10 12?? ??
??
?? ? ? ?? ? ?
?? ? ??? ? ?
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Figure 2: Example of heterogeneous network topology
2.3. Heterogeneous Processors and Networks
Each operator (task) has different computation times on dif-
ferent ECUs (processors), because different ECUs have differ-
ent capabilities. Each node ni in a DAG has a weight wi that
represents its computational volume, i.e., the amount of com-
putation operations needed to be executed. Each processor pu
is characterized by an execution rate µpu because the capabili-
ties of heterogeneous processors differ.
Definition 2.1. Computation time on heterogeneous proces-
sors. The processor execution rates vary according to the pro-
cessor capabilities. The computation time of task ni on pu is
given by:
comp(ni, pu) =
wi
µpu
, (1)
where µpu is the execution rate of processor pu.
For example, assume that the weight of n6 is 10 and that the
execution rates of processors p1, p2, and p3 are 0.67, 1.0, and
0.83, respectively. Then, the computation times of n6 on proces-
sors p1, p2, and p3 are 15, 10, and 12, respectively. Computa-
tion times for other tasks can be calculated in the same manner,
as shown in Table 1.
There are various types of network topologies in automotive
networks, including bus, star, ring, tree, and mesh types. For ex-
ample, CANs and FlexRay are configured with bus topologies;
however, they can be divided by gateways to form other topolo-
gies over different domains. MOST is typically configured with
a ring topology. Thus, automotive networks have a hybrid net-
work topologies that consist of different network technologies
with different bandwidths. Therefore, identical messages trans-
mitted by different links have different communication speeds.
A heterogeneous network can be described using an undi-
rected graph TG = 〈P, S , L〉. P is a set of heterogeneous pro-
cessors, and S is a set of switches or gateways. L represents a set
of v links, L = {l1, l2, ..., lv}, and each link value represents its
communication speed. A message can be expressed as ePsrc,Pdesti, j
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Figure 3: Example of SPG
and is transmitted from task ni to task n j. Psrc is a source pro-
cessor assigned to ni that sends the message to the immediate
successor task, and Pdest is a destination processor assigned to
n j that receives the message from the predecessor task. There
are one or more routes between Psrc and Pdest to transmit the
message ePsrc,Pdesti, j . The z routes between two processors can be
expressed as RPsrc,Pdest = {rPsrc,Pdest1 , rPsrc,Pdest2 , ..., rPsrc,Pdestz }. Each
route set in RPsrc,Pdest consists of one or more links with different
communication speeds.
An example heterogeneous automotive network topology is
shown in Figure 2 [25]. There are two routes between P1 and
P3, denoted RP1,P3 = {rP1,P31 , rP1,P32 }. The route sets are ex-
pressed as rP1,P31 = {l11, l14} and rP1,P32 = {l21, l22, l23}.
2.4. Stream Processing Application
A stream processing application can be represented by a
SPG, as shown in Figure 3, and by a DAG; thus, an SPG for
a stream processing application is a type of DAG. An SPG can
have tasks with a greater out- degree than the out-degree of its
predecessor.
Definition 2.2. Stream Processing Graph. An SPG is a DAG
consisting of a node set and a directed edge set. It can be de-
noted G = 〈V(G), E(G)〉, where V(G) = {n1, n2, ..., n j} is a fi-
nite set of j nodes in the graph G that represents tasks, and
E(G) = {e1,2, e1,3, ..., en−i,n} is a finite set of directed edges that
represents execution precedence between nodes.
In the SPG shown in Figure 3, there is a set of 10 nodes
V(G) = {n1, n2, ..., n10}. Hereafter, the terms node and task
are used interchangeably. We assume that a task can be exe-
cuted only if all the predecessor operators have completed exe-
cution because the rate of data acquisition from each informa-
tion source in the vehicle DSMS is different. When the data
time stamps do not match in synchronous execution, incorrect
results may be obtained. E is a set of directed edges ei, j ∈ E
that indicates data dependencies between tasks ni and n j, rep-
resenting that task n j can begin execution only after task ni
completes transmission of the result. Each edge ei, j ∈ E has a
weight tpl(ei, j) that represents its communication volume, i.e.,
the amount of data (a tuple) to be transferred from task ni to n j.
The source node of an edge is called the predecessor and the
sink node of the edge is called the successor. pred(ni) denotes
the set of ni’s immediate predecessor tasks. ind(ni) represents
ni’s in-degree, i.e., the cardinality of pred(ni). For example, in
Figure 3, pred(n5) = {n1, n2, n3} and ind(n5) = 3. We assume
that a task can be executed only if all of predecessor operators
have completed execution. succ(ni) is the set of ni’s immediate
successor tasks and outd(ni) is ni’s out-degree, which indicates
the cardinality of succ(ni). For example, succ(n5) = {n7, n8}
and outd(n5) = 2 in Figure 3. A task with no predecessor task
is called an entry task, nentry, and a task with no successor is
called an exit task, nexit.
Each SPG has an end-to-end deadline. The tasks in the
SPG do not have individual deadlines. Therefore, when all exit
tasks finish execution before the DAG’s end-to-end deadline,
the DAG can guarantee timing constraints. The depth of a task
is the length of the longest path from an entry task to the par-
ticular task. The depth starts at 1; thus, the depth of an entry
task is 1. The length of the path in the graph is equal to the
number of edges on the path. For example, the longest path of
n9 is {n3, n5, n8, n9}, and its length is 3 because there are three
edges {e3,5,e5,8,e8,9}. Thus, the depth of n9 is 1 + 3 = 4.
Sources that generate sensor data (tuples) to an automotive
DSMS can be on-board sensors such as cameras, radar, GPS
systems, and external communication systems, such as vehicle-
to-vehicle (V2V) and infrastructure-to-vehicle (I2V) communi-
cation systems. Various applications use stream processing re-
sults, e.g., collision warnings, automotive navigation systems,
and vehicle-infrastructure cooperative right-turn collision cau-
tion signals.
3. Problem Description
3.1. Inefficient Resource Usage
To achieve high performance in distributed and parallel
stream processing, it is essential to maintain a well-balanced
load among all available resources, such as processors and
communication links. The previously proposed HSV CC [25]
may result in inefficient resource utilization. In the proces-
sor selection phase, each task is assigned to a processor where
the minimum HSV CC value can be obtained. The HSV CC
value can be calculated by using HSV CC(n j, pdest, r
psrc,pdest
z ) =
EFT (n j, pdest, r
psrc,pdest
z ) × LDET CC(ni, pdest), where EFT is
the earliest finish time and LDET CC is the longest distance
exit time. LDET CC is calculated by using rank(ni, pu) −
comp(ni, pu). rank(ni, pu) is calculated by using comp and
comm; thus, the rank value will be smaller for higher-capability
processors and communication links. Similarly, EFT will be
small for each task. Therefore, the factors required to calcu-
late HSV CC value are highly dependent on the processor and
communication link capabilities. Inefficient scheduling may
occur because tasks and messages tend to be assigned to high-
capability processors and communication links.
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We describe a scheduling example in which tasks and mes-
sages are assigned to processors connected by links with differ-
ent capabilities. As a task set, we use the task graph shown in
Figure 3 and the network topology shown in Figure 2. Here,
there are three processors (p1, p2, and p3), and the computation
times for 10 tasks are given in Table 1. The execution rates of
the three processors are 0.67, 1.0, and 0.83.
The scheduling results of HSV CC are shown in Figure 4.
Six tasks are assigned to p2, and four tasks are assigned to p3.
No tasks are assigned to p1. Communication link l1 is not used
because no messages are transmitted to p1. Furthermore, l2 and
l4 only transmit messages from task n3 to task n6, and all other
messages are transmitted through link l3 even though l2 and l4
are not busy. This allocation pattern for tasks and messages,
as scheduled by HSV CC, is difficult to deal with in a situa-
tion where the amount of input sensor data and sensor fusion
processing increases rapidly, because there is limited idle time
after finishing a task processing and transmitting a message on
the processor and communication link as most tasks and mes-
sages are concentrated on specific resources. Thus, it is evident
that allocation of tasks and messages to processors and links
with HSV CC can result in inefficient resource usage.
3.2. Scheduling the Stream Processing Graph
In HSV CC, a task cannot be scheduled before its predeces-
sor has been scheduled because the task computes EFT, which
is used to select an appropriate processor based on the actual
finish time of the predecessor. Assume that n j whose outd(n j) =
3 uses the results generated from ni whose outd(ni) = 1. In
this case, it is a possible that n j could be assigned a higher pri-
ority than ni is assigned, and n j may be scheduled before its
predecessor task has completed because, in HSV CC, task pri-
ority is determined by HPRV CC(ni) = hrank(ni) × outd(ni).
Thus, a node with a large out-degree value can have a higher
HPRV CC value than its predecessor if the gap between their
hrank values, which indicates the average rank value over all
processors, is not significant. In an automotive DSMS, when
stream processing must be shared among multiple applications
(sink nodes), then a task located at high depth in a task graph
can have a higher out-degree than the lower-depth tasks have.
Thus, a high-depth task may have a higher priority than its pre-
decessors.
3.3. Stream Processing with Varying Execution Times
A scheduling approach for automotive DSMSs should deal
with variable execution times because the arrival rate of the
input data can be increased. For example, in Figure 3, it is
assumed that n2 inputs stream data from an external source,
such as V2V and I2V, and transforms the data format. Here,
n5 is a matching process with map data and external vehicle
information. The arrival rates of input data to n2 and n5 can
vary because the volumes and arrival times of the data streams
from external sources can change depending on the environ-
mental conditions, e.g., many V2V data streams are generated
at congested urban intersections. However, static list schedul-
ing HSV CC considers tasks whose computation times do not
vary. Therefore, a task with varying computation times is dif-
ficult to be scheduled efficiently, and data quality can decrease
as the arrival rate of an external data stream increases.
4. HVLB CC Algorithm
Here, we describe the proposed HVLB CC static list
scheduling algorithm in detail, including the task prioritizing,
processor selection, and scheduling phases.
As described in Section 6, concurrent communication is al-
lowed and network heterogeneity is not considered in most ex-
isting list scheduling algorithms. Moreover, task and message
scheduling is not synchronized, which can influence schedule
length. Thus, such scheduling schemes are unrealistic schedul-
ing for automotive embedded systems. As mentioned previ-
ously, HSV CC [25] has been proposed to address these issues.
However, as described in Section 3, HSV CC cannot be applied
directly to automotive DSMSs due to inefficient resource usage,
the possibility that SPGs cannot be scheduled, and its inability
to handle stream processing if the execution times varies. The
proposed HVLB CC algorithm addresses these issues and can
be applied to automotive DSMSs.
In the task prioritizing phase, tasks in an SPG are prioritized
according to HVLB CC values to prevent a high-depth task
from being scheduled earlier than its predecessor at the lower
depth. In the processor selection phase, tasks are allocated to
appropriate processors while considering processor load. Tasks
and messages are scheduled to the corresponding processor and
communication links with specific start and finish times.
4.1. Task Prioritizing Phase
In the task prioritizing phase, a rank value must be calculated
and assigned to each node. The rank value is calculated recur-
sively by traversing the task graph (i.e., the DAG), starting from
the exit node. Thus, it is sometimes referred to as the upward
rank; however, we simply refer to it as the rank. The compu-
tation of the rank value in most existing list scheduling algo-
rithms uses the average computation and communication times.
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However, calculating the rank value using average times cannot
produce accurate scheduling results in heterogeneous comput-
ing and networking environments [25]. Therefore, we employ
different computation and communication times for the differ-
ent heterogeneous processors and communication links in the
proposed method to calculate the rank value more accurately,
which can be expressed as follows:
rank(ni, psrc)
= comp(ni, psrc) + max
n j∈succ(ni)
{rank(n j, psrc) + commpsrci, j };
rank(nexit, psrc) = comp(nexit, psrc);
(2)
where commpsrci, j denotes the communication time from ni lo-
cated on source processor psrc to n j. A higher rank indicates
that the corresponding node has higher criticality and more in-
fluence on the execution of other nodes; thus, a node with a
higher rank will be scheduled earlier than a node with lower
rank.
To calculate the communication speed of source processor
psrc, we must first compute the route speed(Rpsrc,pdest ) between
the source processor psrc and the destination processor pdest,
which can be expressed as follows:
speed(Rpsrc,pdest ) =
1
z
z∑
t=1
speed(rpsrc,pdestt ). (3)
Here, z sub-routes exist between source processor psrc and
destination processor pdest. A route between psrc and pdest
consists of one or more sub-routes and can be expressed as
Rpsrc,pdest = {rpsrc,pdest1 , rpsrc,pdest2 , ..., rpsrc,pdestz }. Equation 3 indicates
the average values of the speeds for all sub-routes between psrc
and pdest, i.e., the speeds of the communication routes between
psrc and pdest.
The speed of a route consisting one or more sub-routes can
be determined using the minimum speed communication link
because the message transmission time through multiple links
is dependent on the link with the lowest speed. Thus, we can
define communication route speed between psrc and pdest as the
average of the lowest speed value for all of the sub-routes in the
communication route. This communication route speed can be
expressed as follows:
speed(Rpsrc,pdest ) =
1
z
z∑
t=1
min
lv∈L
{speed(ltv)}. (4)
Assume that there are two sub-routes between p2 and p3,
rp2,p31 = {l2, l4} and rp2,p32 = {l3}. The speeds of the sub-routes
are 1 and 3 for rp2,p31 and r
p2,p3
2 , respectively, because the min-
imum link speed in the sub-route is the communication route
speed. The speeds for the other routes can be calculated in the
same way and are shown in Table 3.
Then, we compute the data transfer speed of the source pro-
cessor, speed(psrc), which is the average value of all of the com-
munication route speeds between the source processor and one
or more destination processors and can be expressed as follows:
speed(psrc) =
1
|P| − 1
∑
pdest∈P,pdest,psrc
speed(Rpsrc,pdest ). (5)
Note that the data transfer speeds of other source processors
can be calculated using Eq. 5. For p1, p2, and p3, the speeds
are 1.0, 1.5, and 1.5, respectively.
The communication time, commpsrci, j , required to transmit data
from task ni on psrc to task n j can be computed by dividing the
message size by the data transfer speed of the source processor.
It can be expressed as follows:
commpsrci, j =
tpl(ei, j)
speed(psrc)
, (6)
where speed(psrc) is the data transfer speed of the source pro-
cessor defined by Eq. 5. If ni and n j are on the same processor,
then the communication time between them is considered to be
negligible.
In existing algorithms [24, 28, 29, 30, 31, 22], the average
processor speed is used because these algorithms assume that
communication contention has not occurred; thus, the same
communication times are used for all heterogeneous proces-
sors. In contrast, we consider communication contention by
defining the processor data transfer speed, while most existing
algorithms use the same data transfer times for of the heteroge-
neous processors. This principle is based on HSV CC.
In addition, rank has different values for different heteroge-
neous processors, as shown in Eq. 2. The average rank values
for all possibly assign processors represented by hrank is de-
fined as follows:
hrank(ni) =
1
|P| ×
∑
pu∈P
rank(ni, pu). (7)
While priority is given to each task, HSV CC considers
hrank and outd because considering the out-degree of a node
can minimize the schedule length simultaneously [25]. The het-
erogeneous priority rank value (i.e., HPRV CC) used for task
prioritization is defined as
HPRV CC(ni) = hrank(ni) × outd(ni). (8)
HPRV CC is used in the proposed algorithm, which we re-
fer to as HVLB CC (A). In the HPRV CC equation, a node
with many immediate successor nodes can have a higher prob-
ability of being assigned earlier. However, Eq. 8 can restrict
scheduling for various task graphs because only task graphs
with HPRV CC(np) ≥ HPRV CC(ns) are used, where np and
ns are predecessor and successor tasks, respectively. If the
hrank values of these two tasks do not change significantly and
ns has a large number of out-degrees, then HPRV CC(np) <
HPRV CC(ns) can occur.
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Table 2: rank, hrank, outd, depth, and HPRV values (Fig. 3)
Task n1 n2 n3 n4 n5 n6 n7 n8 n9 n10
rank(ni, p1) 145.0 133.0 109.0 109.0 85.0 50.0 67.0 48.0 20.0 15.0
rank(ni, p2) 81.66 74.99 61.66 61.66 48.33 29.67 38.33 28.0 13.0 10.0
rank(ni, p3) 96.99 90.33 73.67 73.67 57.0 36.0 45.33 34.33 16.0 12.0
hrank(ni) 107.9 99.4 81.4 81.4 63.4 38.6 50.2 36.8 16.3 12.3
outd(ni) 2 2 2 2 2 1 1 1 0 0
depth(ni) 1 1 1 2 2 2 3 3 4 4
HPRV(ni) 215.8 198.8 162.8 162.8 126.8 38.6 50.2 36.8 0 0
HPRV(ni,G) 107.9 99.4 81.4 20.4 15.9 9.7 5.6 4.1 0 0
Table 3: Example of communication speeds of routes
Route Rp1 ,p2 Rp1 ,p3 Rp2 ,p3 Rp2 ,p1 Rp3 ,p1 Rp3 ,p2
Speed 1 1 2 1 1 2
In stream processing, successor tasks located at high depths
in the task graph can have greater outd values than those of their
predecessor tasks located at lower depths. To prevent a high-
depth task from being scheduled earlier than its predecessor at
a lower depth, we define HPRV CC (B) as follows:
HPRV CC(ni,G)
= hrank(ni) × outd(ni)max{outd(G)} ×
1
depth(ni)2
,
(9)
where max{outd(G)} indicates the maximum out-degree value
of the task graph G. As shown in Eq. 9, we decrease the in-
fluence of outd on task prioritizing and consider the depth of
each task in the task graph to prevent assigning a higher prior-
ity to a successor task located at a higher depth1. The proposed
algorithm that employs Eq. 9 is referred to as HVLB CC (B).
4.2. Processor Selection Phase
In this phase, the ordered tasks in the priority queue are as-
signed to appropriate processors that can provide them with
the smallest possible HVLB CC values. In HSV CC, EFT and
the longest distance exit time with communication contention
(LDET CC) are important factors in processor selection. How-
ever, these two factors are highly dependent on the capabilities
of processors and communication links. Inefficient schedule
decisions in which tasks and messages tend to be assigned to
high-capability processors and links may occur (Section 3). As
a result, HSV CC cannot prevent specific processors and links
from becoming congested with tasks and messages. Thus, we
propose an approach that considers processor load while allo-
cating tasks to appropriate processors so that tasks and mes-
sages are not concentrated on specific resources. By consid-
ering both of the factors used in HSV CC and the processor
loads, the proposed algorithm can decrease the schedule length
and balance the processor load better than HSV CC can.
The earliest start time (EST) of a task is determined by the
processor capability (i.e., the speed) and the communication
route from the source processor to the destination processor.
1We explain why we use depth(ni)2 in Eq. 9 in Section 5.
For an entry node, the value of EST for a node will be 0 if the
entry task is scheduled on the processor at the first time. If any
node has already been scheduled, EST equal its maximum value
of 0 and available processor time. Therefore, EST is defined by
Eq. 10. With the exception of the entry nodes, each node must
consider the time at which message transmission from its pre-
decessor is completed:

EST(nentry, pdest, r
psrc,pdest
z ) = max{0, avail[pdest]};
EST(n j, pdest, r
psrc,pdest
z ) = max{avail[pdest],
max
ni∈pred(n j),proc(ni)=psrc,psrc∈P
{MFT(epsrc,pdesti, j , rpsrc,pdestz )}};
(10)
where MFT(epsrc,pdesti, j , r
psrc,pdest
z ) is the time at which the mes-
sage transmission on sub-route rpsrc,pdestz is completed, and
avail[pdest] is the available time of processor pdest. MFT can
be determined using the finish time of the last link lzend of sub-
route rpsrc,pdestz ). Therefore, EST can be calculated using the link
finish time (LFT) rather than MFT, as follows:

EST(nentry, pdest, r
psrc,pdest
z ) = max{0, avail[pdest]};
EST(n j, pdest, r
psrc,pdest
z ) = max{avail[pdest],
max
ni∈pred(n j),proc(ni)=psrc,psrc∈P
{LFT(epsrc,pdesti, j , lzend, rpsrc,pdestz )}};
(11)
EFT can be defined as follows for a task in a communication
contention environment:
EFT(n j,pdest, r
psrc,pdest
z )
= EST(n j, pdest, r
psrc,pdest
z ) + comp(n j, pdest).
(12)
According to the above timing analysis, we can synchronize
and schedule tasks and messages simultaneously. The value
of EST for a task depends on the message transmission time,
which in turn depends on the actual value of LFT. To obtain
LFT, we must first compute the link start time (LST).
LST, the time at which message epsrc,pdesti, j begins to be trans-
mitted through sub-route rpsrc,pdestz , can be expressed as follows:

LST(epsrc,pdesti, j , l
z
1, r
psrc,pdest
z ) = max{AFT(ni), avail(lz1)};
LST(epsrc,pdesti, j , l
z
x+1, r
psrc,pdest
z )
= max{LST(epsrc,pdesti, j , lzx, rpsrc,pdestz ), avail(lzx+1)};
(13)
where AFT (ni) is the actual finish time of task ni, and avail(lxz )
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is the available time of link lxz . When LST is calculated using
Eq. 13, we can obtain LFT as follows:

LFT(epsrc,pdesti, j , l
z
1, r
psrc,pdest
z )
= LST(epsrc,pdesti, j , l
z
1, r
psrc,pdest
z ) + CTML(e
psrc,pdest
i, j , l
z
1);
LFT(epsrc,pdesti, j , l
z
x+1, r
psrc,pdest
z )
= max{LFT(epsrc,pdesti, j , lzx, rpsrc,pdestz ),
LST(epsrc,pdesti, j , l
z
x+1, r
psrc,pdest
z ) + CTML(e
psrc,pdest
i, j , l
z
x+1)};
(14)
where CTML(epsrc,pdesti, j , l
z
x+1) indicates the communication
time to transmit message epsrc,pdesti, j through link l
z
x+1. This time
can be expressed as follows:
CTML(epsrc,pdesti, j , l
z
x) =
tpl(epsrc,pdesti, j )
speed(lzx)
(15)
where speed(lzx) represents link l
z
x’s communication speed
and tpl(epsrc,pdesti, j ) is the amount of a message transmitted from
the source processor to the destination processor.
In HSV CC, the downward factor (i.e., EFT) and the upward
factor (Eq. 16) are considered:
LDET CC(ni, pu) = rank(ni, pu) − comp(ni, pu). (16)
By considering both factors in the processor selection crite-
ria, HSV CC achieves overall schedule lengths that are superior
to those of existing algorithm [25]. Note that LDET CC will be
1.0 for exit nodes.
Definition 4.1. Balancing Parameter (BP)
BP(pdest, α) = 1.0 +

m∑
k=1
comp(nk, pdest)
period
 × α (17)
Here, m is the number of tasks assigned to the destination
processor pdest, and the numerator indicates the cumulative pro-
cessing time of m tasks. period represents the DAG (applica-
tion) period and deadline. BP begins at 1.0, and the CPU uti-
lization of each processor is calculated based on the cumulative
computation times of the assigned tasks to pdest. The parameter
α is used to adjust the amount of BP influence on the value of
HVLB CC.
Definition 4.2. Heterogeneous Value with Load Balancing and
Communication Contention
HVLB CC(n j, pdest, r
psrc,pdest
z ) =
EFT (n j, pdest, r
psrc,pdest
z ) × LDET CC(ni, pdest) × BP(pdest, α);
HVLB CC(nexit, pdest, r
psrc,pdest
z ) = EFT (nexit, pdest, r
psrc,pdest
z );
(18)
The proposed algorithm can consider downward and upward
simultaneously and can balance loads over multiple processors.
This is the most significant improvement over HSV CC. BP
helps balance the processor load by giving low-load processors
the chance to be selected. For a task scheduled at last, we con-
sider only the EFT value to reduce the overall schedule length.
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4.3. Scheduling Algorithm
We present a heuristic task and message scheduling approach
(i.e., HVLB CC) to solve the unbalanced assignment problem
that occurs in HSV CC. To consider LB while scheduling de-
pendent tasks over multiple processors, the HVLB CC algo-
rithm searches for the optimal task and message assignments
by adjusting α which is described in Definition 4.1.
As shown in Figure 5, we can search for the optimal assign-
ment that produces a value of makespan smaller than the value
that can be produced by HSV CC. We initiated α at zero and
increased its value from 0.01 to 3.0. In addition, the CCR was
fixed to 1 in this example. For HVLB CC (A), when α is in
the range [0.0, 0.79], makespan is 73, which is the same as its
value for HSV CC. makespan is 72 in the range [0.8, 1.76], and
we can obtain the minimum makespan value of 62 in the range
[1.77, 1.83]. From 1.84 to 3.0, makespan is constant at 68. Sim-
ilarly, the minimum values of makespan are 71, 70, 62, and 68
in the ranges [0.0, 0.78], [0.79, 1.05], [1.06, 1.1], and [1.11,
3.0], respectively, for HVLB CC (B). Then, the proposed al-
gorithms selected the scheduling results that could produce the
minimum makespan value with α in the ranges [1.77, 1.83] and
[1.06, 1.1] for HVLB CC (A) and HVLB CC (B), respectively.
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Algorithm 1: HVLB CC Algorithm
Input: Application (SPG), the number of processors, and
network topology
Output: Assignment result for the SPG, i.e., start times
and finish times are determined for all tasks and
messages
1 Calculate rank, hrank, LDET CC, and HPRV CC for each
task;
2 Calculate depth for each task; // if HVLB CC (B) is used
3 Enqueue tasks into a priority queue according to a
nonincreasing order of HPRV CC;
4 α = 0;
5 for cycle← 1 to k do
6 while not all tasks in the priority queue are scheduled
do
7 Dequeue the task ni has the maximum HPRV CC;
8 Compute BP using Eq. 17 in all processors;
9 Compute the HVLB CC using Eq. 18 for ni in all
processors;
10 Schedule ni on to the corresponding processor and
the messages to the corresponding links that
minimize HVLB CC;
11 Mark ni as a scheduled task;
12 end
13 Compute the makespan of the assignment result;
14 if the makespan is the minimum then
15 minimum alpha← α;
16 end
17 α← α + 0.01;
18 end
The proposed HVLB CC approach is described in Algo-
rithm 1. The task order in the priority queue in HVLB CC
(A) is {n1, n2, n3, n4, n5, n7, n6, n8, n9, n10}, which is the same as
it is in HSV CC. In HVLB CC (B), the task order in the priority
queue is {n1, n2, n3, n4, n5, n6, n7, n8, n9, n10}. The α values that
can record the minimum makespan values are 1.77 and 1.06
in HVLB CC (A) and HVLB CC (B), respectively. The mini-
mum values of makespan in scheduling results obtained using
HVLB CC (A) and HVLB CC (B) are both 62, while makespan
is 73 for HSV CC. Thus, the proposed HVLB CC algorithm
yields smaller values of makespan and improves the load bal-
ance between three processors in comparison to the HSV CC
algorithm. A Gantt chart of the scheduling results obtained us-
ing the proposed HVLB CC algorithm is shown in Figure 6.
Note that the scheduling results at the minimum makespan val-
ues for HVLB CC (A) and HVLB CC (B) are the same.
Here, we discuss the time complexity of the proposed heuris-
tic HVLB CC algorithm, which can be evaluated as follows.
Assume that there are n computation tasks and p networked
processors. rank, hrank, and HPRV CC must be calculated for
all of the tasks, and these values must be compared for all of the
processors, which can be performed within O(p × n). Note that
scheduling must traverse all of the tasks and can be performed
within O(n). The scheduling to find the minimum makespan
value in the range of α can be performed within O(k). There-
fore, the complexity of the proposed HVLB CC algorithm is
O(p× n2 × k) whereas that of HSV CC is O(p× n2) [25]. How-
ever, the proposed algorithm can produce more accurate sched-
ule results and decrease makespan.
In the time complexity of the proposed algorithm, parameter
k increases in the range of α, which is used to adjust the value of
BP (the balancing parameter) relative to that of HVLB CC. The
parameter k in O(p× n2 × k) will not affect the entire time com-
plexity significantly compared to the value of parameter n2 be-
cause n2 requires greater computational time. Even though the
time complexity of the proposed algorithm is greater than that
of HSV CC, our algorithm can provide more accurate schedul-
ing results and decreased makespan.
4.4. Imprecise Computation Model
As mentioned earlier, the proposed HVLB CC IC schedul-
ing algorithm utilizes imprecise computations. We assume that
a premature task can record its latest intermediate result when
it terminates execution. Note that not all of the tasks in an SPG
are applied in the imprecise computations model; instead, only
those tasks whose input data rates vary are employed. An
example of a task for which the amount of required process-
ing fluctuates is a task that requires V2V communication to ex-
change data that changes in amount according to the surround-
ing situation. The computation time of each task adopted in the
imprecise computation model is assumed to consist of a manda-
tory part mpi, which is followed by an optional part opi. This
can be defined as follows:
comp(ni, pu) = mpi + opi (19)
where 0 < mpi < compi. For example, the process required to
determine the navigation in the navigation system is the manda-
tory part of the model and the road-to-vehicle communication
is the optional part. An execution of the optional part can be-
gin after the processing mandatory part has been processed. In
case an imprecise computation model task finishes executing
only its mandatory part or terminates before completing execu-
tion of the optional part, then the results of the task are impre-
cise. In contrast, the results of a task are precise when the task
processes all of the mandatory and optional parts.
4.4.1. Searching for schedule holes
The schedule results produced by the proposed algorithm can
have possible idle time slots called schedule holes. Due to the
precedence constraints between tasks, schedule holes may oc-
cur in the schedule of a particular processor. For example, for a
task that receives two pieces of input data from each predeces-
sor task, the times at which the pieces of data are generated by
the two predecessor tasks are generally not the same. Thus, if
the data arrives from one predecessor task much earlier than it
does from the other task, the processor idle time slots can occur
between the time at which the data is sent from the predecessor
task and the time at which all of the required data arrive at the
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successor task. Note that not all of the processor idle time slots
are available for execution of an optional part.
Schedule holes that can be utilized for an optional part of a
task can be calculated using the following equations. If a pro-
cessor with an allocated predecessor node np is the same as the
processor with successor node ns, the schedule hole between
them can be calculated as follows:
condition1(np) = min
ns∈succ(np),proc(np)=proc(ns)
{min{EST(ns),
EST(nnp)} −
(
EST(np) + comp(np, psrc)
)
} > 0.
(20)
where nnp is a node executed after np on the proc(np).
If a processor with an allocated precedence node differs from
the processor with the successor node, the schedule hole be-
tween them can be calculated as follows:
condition2(np) = min
ns∈succ(np),proc(np),proc(ns)
{min{EST(ns),
EST(nnp),LST ′′(e
psrc
p,s )} − (EST(np) + comp(np, psrc))} > 0,
(21)
where LST ′′(epsrcp,s ) is the recalculated value of LST that is de-
layed to time that can be maximized the schedule hole and must
not influence the data receive time to successor node.
A task with one successor task allocated to the same proces-
sor or a different processor with its own task must satisfy either
condition 1 or condition 2. For a task with more than two suc-
cessor tasks, schedule holes occurs for the execution of the op-
tional part when both condition 1 and condition 2 are satisfied.
The maximum amount of available processor time slots will be
the minimum value of the results of condition 1 and condition
2.
5. Performance Evaluation
The performance evaluation was conducted in five parts. We
compared the existing algorithm (HSV CC) and the proposed
algorithms (HVLB CC (A) and HVLB CC (B)) in terms of (i)
the schedule length ratio (SLR) and speedup with increasing
number of tasks, (ii) LB, (iii) the value of SLR with increasing
communication to computation ratio (CCR), (iv) the scheduling
failure rate, and (v) the data precision in HVLB CC with and
without an imprecise computation model.
5.1. Experimental Metrics
The performance comparisons of the algorithms were based
on SLR and speedup which are used in [25], and LB [32]. SLR
is a normalized schedule length, and it is computed by divid-
ing the schedule length (makespan) by the minimum execution
time for all of the tasks in the critical path (CP) among multiple
processors. It is defined as follows:
SLR =
makespan∑
ni∈CP
min
pu∈p
[
comp(ni,pu)
] . (22)
The speedup value for a given schedule is computed by di-
viding the minimum sequential execution time by the makespan
value of the parallel execution time and is defined as follows:
speedup =
min
pu∈p
[ ∑
ni∈N
comp(ni, pu)
]
makespan
(23)
where the minimum sequential execution time is computed by
assigning all of the tasks to a single processor that can minimize
the cumulative computation time.
LB is computed by dividing makespan by the ratio of the
sum of processing time of each processor and the number of
processors (Avg) and can be defined as follows:
LB =
makespan
Avg
(24)
where Avg is the average execution time over all processors.
Avg can be calculated by using
Avg =
n∑
k=1
∑
ni∈Nk
comp(ni, pk)
n
(25)
where n is the number of processors. Nk represents a set of
tasks allocated to the processor pk. Note that the numerator
in this equation indicates the sum of computation times of m
allocated tasks for all n processors.
5.2. Simulation Setup
The task graphs for our experiments were generated by us-
ing Task Graphs For Free (TGFF) version 3.5 [33]. TGFF
can generate random DAGs for various parameters, such as
number of tasks and maximum in-degree and out-degree. We
set the experimental parameters as follows: number of tasks
n = {10, 20, 30, 40, 50}, maximum in-degree i = 2, and maxi-
mum out-degree o = 3, and the minimum number of entry and
exit nodes was 2. In experiments (i)-(iii), we generated ran-
dom task graphs with the constraint outd(np) ≥ outd(ns), where
ns uses the results from np, because HSV CC fail to schedule
task graphs without the out-degree constraint. These param-
eters were determined by considering the actual operator sets
used in an automotive DSMS.
CCR is the communication-to-computation ratio. A low
value of CCR in a task graph can be considered as compu-
tation intensive processing (application). If CCR > 1 or
higher, the communication time is greater than the computa-
tion time. In addition, the heterogeneity of communication
becomes more obvious. On the other hand, the processing is
communication-intensive if CCR is high. If CCR < 1, com-
putation dominates the systems. In these experiments, we set
CCR = {0.1, 0.5, 1.0, 5.0, 10.0}.
Three processors with different capabilities were used in all
of the experiments. The execution rate µ of each processor was
selected from [0.67, 0.83, 1.0]; thus, there were six execution
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rate patterns for the processors2. Note that the network topol-
ogy3 shown in Figure 2 was applied in all of the experiments.
5.3. Experiment 1: Comparison of Scheduling Accuracy and
Performance
Here, we discuss the SLR and speedup results for a vary-
ing number of tasks to verify the superiority of the proposed
algorithms in terms of scheduling accuracy and performance.
For each number of tasks, we randomly generated 100 task
graphs with variable computation times according to the exe-
cution times of the three processors. Note that CCR was set to
1. The number of tasks increased from 10 to 50 at increments
of 10. These numbers were determined based on a real stream
processing case in an automotive DSMS. In each task graph, α,
which can adjust the influence of LB on the processor selecting
phase, varies from 0 to 20 in 0.01 increments. The schedul-
ing results that could minimize makespan by increasing α were
chosen in the proposed HVLB CC (A) and HVLB CC (B) al-
gorithms. Figure 7 shows the comparative results for SLR and
speedup.
We first present the experimental results for SLR that
were obtained by HSV CC and the proposed HVLB CC (A)
and HVLB CC (B) algorithms with three processors. As
shown in Figures 7 (a)-(f), HVLB CC (A) and HVLB CC
(B) always outperform HSV CC in terms of SLR in the
three processor execution time rate patterns. The worst val-
ues of SLR obtained using HSV CC are 3.49, 3.92, 3.62,
3.61, 3.84 and 3.79, corresponding to processor execution
rates of [1.0, 0.67, 0.83], [0.83, 0.67, 1.0], [0.67, 0.83, 1.0],
[1.0, 0.83, 0.67],[0.83, 1.0, 0.67], and [0.67, 1.0, 0.83] respec-
tively. When the processor execution rate is [1.0, 0.67, 0.83],
SLR is the lowest value because the tasks and messages are
scheduled on high-capability processors and communication
links. Thus, makespan can be decreased because the tasks
are executed in less time due to the high-capability processors.
When the processor execution rates are [0.83, 0.67, 1.0], the
tasks are likely to be assigned to p1 because it is the higher-
capability processor. In these two processor patterns, the tasks
and messages are nearly equally assigned to the three proces-
sors; however, makespan increases because some tasks are ex-
ecuted to the lowest-capability processor.
The worst SLR values obtained using HVLB CC (A) and
HVLB CC (B) are 3.06, 3,15, 2.99, 3.29, 3.04 and 3.19, and
3.11, 3.12, 2.99, 3.11, 2.99 and 3.12, corresponding to proces-
sor execution rates of [1.0, 0.67, 0.83], [0.83, 0.67, 1.0],
[0.67, 0.83, 1.0], [1.0, 0.83, 0.67],[0.83, 1.0, 0.67], and
[0.67, 1.0, 0.83] , respectively. These results show that
the proposed scheduling algorithms outperform HSV CC in
term of worst-case SLR. In HSV CC, the processor selection
criteria are based on EFT and LDET which are largely influ-
enced by the processor execution rate. Thus, the tasks and
messages are intended to be allocated to specific processors and
2To simplify the comparison, the experimental results of only three patterns
of the processor execution rates are given in this paper.
3The network topology is the same as that one presented in [25] to compare
the scheduling performance with that of the existing algorithm.
communication links. However, in the proposed HVLB CC
(A) and (B) algorithms, allocating tasks and messages to
specific processors and links can be avoided because, with
α, considering and balancing the processor loads during the
processor selection phase can affect the schedule length posi-
tively. Figures 7 (h)-(m) show the results for speedup with
varying number of tasks that were obtained using HSV CC
and the proposed HVLB CC (A) and (B) algorithms. The best
speedup value is 2.26 when the processor execution rates are
[0.67, 0.83, 1.0] for HSV CC. For HVLB CC (A) and (B), the
best speedup values are 2.34 and 2.34 when the processor ex-
ecution rates are [1.0, 0.67, 0.83], and the proposed algorithms
outperform HSV CC for all numbers of tasks and all processor
execution rates because, as mentioned above, HVLB CC (A)
and (B) schedule tasks by considering the processor loads and
minimizing makespan by adjusting α.
5.4. Experiment 2: Comparison of Load Balance over Proces-
sors
Here, we analyze the LB results with a varying number of
tasks to confirm the load balance between the processors. For
each number of tasks, we randomly generated 100 task graphs
with variable computation times according to the execution
times of the three processors. In addition, CCR was set to
1.0. The number of tasks was increased from 10 to 50 in incre-
ments of 10, and, in each task graph, αwas selected to minimize
makespan.
As shown in Figure 8, the proposed HVLB CC (A) and (B)
algorithms show better performance in terms of LB with a vary-
ing number of tasks and for all of the processor execution rates,
because the proposed algorithms consider both of the processor
load in the processor selection phase and the factors considered
by HSV CC (i.e., EFT and LDET). In HSV CC, tasks and mes-
sages are intended to be allocated to specific processors and
communication links because both EFT and LDET are highly
dependent on the processor execution rate. However, in the pro-
posed HVLB CC (A) and (B) algorithms, allocating tasks and
messages to higher-speed processors and links can be avoided.
The proposed algorithms yield balanced processor loads, and
can decrease makespan by utilizing processors and links that
are not sufficiently used in HSV CC.
5.5. Experiment 3: Comparison of Scheduling Accuracy with
Varing Communication-to-Computation Ratio
In this experiment, we observed SLR while varying CCR. The
number of tasks was fixed to 20. The processor execution rates
of the three processors were set to 0.83, 1.0, 0.67. We randomly
generated 100 task graphs with variable computation times ac-
cording to the execution time rate of three processors, and CCR
was varied from 0.1 to 10.
Figure 9 shows the SLR values for HSV CC, HVLB CC (A),
and HVLB CC (B) with different CCR values.
For CCR = 0.1 and 0.5, the communication time is of low
significance compared to the computation time (i.e., these prob-
lems are computation-intensive). The worst-case SLR values of
the proposed HVLB CC algorithms are 16.3 % and 18.1 % bet-
ter than that of HVC CC when CCR is 0.1 and 0.5, respectively.
11
0.5
1
1.5
2
2.5
3
3.5
4
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
10 20 30 40 50
S
L
R
 (
S
c
h
e
d
u
le
 L
e
n
g
th
 R
a
ti
o
)
Number of Tasks
(a) processor execution rate of (1.0,0.67,0.83)
0.5
1
1.5
2
2.5
3
3.5
4
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
10 20 30 40 50
S
L
R
 (
S
c
h
e
d
u
le
 L
e
n
g
th
 R
a
ti
o
)
Number of Tasks
(b) Processor execution rate of (0.83,0.67,1.0)
0.5
1
1.5
2
2.5
3
3.5
4
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
10 20 30 40 50
S
L
R
 (
S
c
h
e
d
u
le
 L
e
n
g
th
 R
a
ti
o
)
Number of Tasks
(c) Processor execution rate of (0.67,0.83,1.0)
0.5
1
1.5
2
2.5
3
3.5
4
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
10 20 30 40 50
S
L
R
 (
S
c
h
e
d
u
le
 L
e
n
g
th
 R
a
ti
o
)
Number of Tasks
(d) processor execution rate of (1.0,0.83,0.67)
0.5
1
1.5
2
2.5
3
3.5
4
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
10 20 30 40 50
S
L
R
 (
S
c
h
e
d
u
le
 L
e
n
g
th
 R
a
ti
o
)
Number of Tasks
(e) Processor execution rate of (0.83,1.0,0.67)
0.5
1
1.5
2
2.5
3
3.5
4
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
10 20 30 40 50
S
L
R
 (
S
c
h
e
d
u
le
 L
e
n
g
th
 R
a
ti
o
)
Number of Tasks
(f) Processor execution rate of (0.67,1.0,0.83)
1
1.5
2
2.5
3
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
10 20 30 40 50
S
p
e
e
d
u
p
Number of Tasks
(g) Processor execution rate of (1.0,0.67,0.83)
up
1
1.5
2
2.5
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
10 20 30 40 50
S
p
e
e
d
u
p
Number of Tasks
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(i) Processor execution rate of (0.67,0.83,1.0)
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Figure 7: The SLR and speedup values of HSV CC and HVLB CC at the varying processor execution rate and CCR=1.0.
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(f) Processor execution rate of (0.67,1.0,0.83)
Figure 8: The Load Balancing values of HSV CC vs HVLB CC with increasing the number of taskss.
Similarly, the best-case SLR values of the proposed HVLB CC
algorithms are 8 % and 9.6 % better than that of HVC CC when
CCR is 0.1 and 0.5, respectively. For CCR = 1, the SLR values
of HVLB CC (A) and HVLB CC (B) are the same. Compared
to the SLR values of HSV CC, the proposed algorithms can im-
prove by 20.7 % and 17 % in the worst and best-case scenarios,
respectively. For CCR = 5 and 10, the tasks in the task graphs
have longer data transfer times than computation times. For the
worst-case SLR, HVLB CC (A) can improve by 3.9 % and 1.75
% compared to HSV CC when CCR is 5 and 10, respectively.
Similarly, HVLB CC (B) can improve by 1.54 % and 1.75 %
compared to HSV CC when CCR is 5 and 10, respectively. For
the best-case SLR, HVLB CC (A) and (B) can improve by 11.1
% and 5.5 % when CCR is 5 and 10, respectively. Note that
the gap between HSV CC and HVLB CC relative to SLR de-
creases when CCR becomes greater than 1 because tasks tend
to be assigned to high-capability processors first when CCR is
greater than 1, and successor tasks are not mostly assigned to
different processor with a precedence task. A higher CCR value
increases the communication time more than the computation
time, which causes EFT to increase for the task.
It can be observed that the improvement becomes signifi-
cantly greater when CCR is decreased from 10 to 1 and when
CCR is increased from 0.1 to 1. The greatest improvements
with the proposed algorithm are possible with a CCR value of 1.
Note that very little improvement is observed when CCR is 10.
As a result, the HVLB CC (A) and (B) algorithms can consider
the heterogeneity of both computation and communication for
task ordering.
5.6. Experiment 4: Comparison of Scheduling Failure Rate
As mentioned in Section 3, HSV CC is restricted in schedul-
ing for various DAGs. In this experiment, we confirmed that
how much the rate could be improved by considering the depth
factor in a DAG with the proposed HVLB CC (B) algorithm.
We generated 1,000 random task graphs. In the stream pro-
cessing system, an operator, such as Join or Union, has two in-
and out-degrees, and a user-defined operator can have a max-
imum in-degree of three. Thus, we generated random DAGs
whose maximum in-degrees were 2 and out-degrees were 3. To
confirm successful scheduling for HSV CC and HVLB CC (B),
the scheduling failure rate (SFR) is defined as follows:
SFR =
number of failed DAGs
total number of requested DAGs
× 100 (26)
Figure 10 shows the SFRs of HSV CC, HVLB CC (depth),
and HVLB CC (depth2). The SFR of HSV CC is 78 %, and
the SFT values of HVLB CC (depth) and HVLB CC (depth2)
are 29 % and 0 %, respectively. As a result, HSV CC is very
restricted when the DAGs are random, and it can only schedule
perfectly for DAGs with outd(np) ≥ outd(ns), where np and ns
are predecessor and successor tasks, respectively. We observed
13
12
3
4
5
6
7
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
H
S
V
_
C
C
H
V
LB
_
C
C
 (
A
)
H
V
LB
_
C
C
 (
B
)
0.1 0.5 1 5 10
S
L
R
(
S
c
h
e
d
u
li
n
g
 L
e
n
g
th
 R
a
ti
o
)
CCR (Communication to Computation Ratio)
Figure 9: SLR values for HSV CC and HVLB CC with increasing CCR
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Figure 10: SFRs of HSV CC and HVLB CC
Table 4: Computation time matrix used in Experiment 5
Task p1 p2 p3
n1 26 17 20
n2 26 17 20
n3 14 9 11
n4 12 8 10
n5 17 11 13
n6 30 20 24
n7 9 6 7
n8 27 18 22
n9 27 18 22
n10 30 20 24
the change in SFR while increasing the impact of the depth fac-
tor. When we use Eq. 9 with depth, there are still DAGs that
experience scheduling failure. In contrast, when we increase
the depth factor as depth2 in Eq. 9, all DAGs are scheduled
successfully. Thus, we select depth2 in Eq. 9.
5.7. Experiment 5: Comparison of Data Precision with In-
creasing Input Arrival Rate
Here, we discuss the data precision improvement that can
be realized with the proposed scheduling utilizing the impre-
cise computation model with respect to data arrival rate λ in the
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Figure 11: Effect of imprecise computation model
range [1, 2] in increments of 0.1. λ can be calculated by divid-
ing the total computation time for the mandatory and optional
parts by the computation time for the mandatory part, where
only computation time for the optional part can be varied. The
data precision is the percentage value obtained by dividing the
total processing time by the requested processing time.
We conducted a simulation of the task graph shown in Fig-
ure 3 using the computation time matrix shown in Table 4. Note
that CCR was fixed at 1. In the schedule results obtained using
HVLB CC, the schedule holes for n2, n5, and n8 were found
to be 9, 5, and 12, respectively, by using Eqs. 20 and 21. In
Figure 3, it has been assumed that n2, whose arrival rate can be
increased, is processing the receiving data streams from exter-
nal communications and changing the data format to be used
in the DSMS. n5 is assumed as matching processing with map
data from n3 and external-vehicles information from n2. Thus,
we changed n2 and n5 into imprecise computation models and
input data arrival rates. We conducted two sets of experiments:
one set for the case in which imprecise computation models
are not allowed (i.e., the original version of HVLB CC) and
another set for the imprecise computation case (i.e., for the al-
ternative version, HVLB CC IC). The simulation results were
analyzed as follows.
Figure 11 shows a comparison between the original and al-
ternative versions of HVLB CC. With HVLB CC IC, the data
precisions of n2 and n5 are 100 % until the input data arrival
rates become 1.5 and 1.4, respectively, and their precisions start
to decrease at input data arrival rates of 1.6 and 1.5, respec-
tively. This is because the available schedule holes for n2 and
n5 are 9 and 5; thus, when the requested computation time in-
creases beyond the available schedule hole, each task starts to
terminate the execution of optional parts. In contrast, the data
precisions of n2 and n5 decrease from 1 in HVLB CC without
imprecise computations are not allowed, because HVLB CC
without imprecise computations does not exploit any sched-
ule hole, and each task terminates execution after finishing
its mandatory part. Compared to HVLB CC without impre-
cise computations, HVLB CC with the imprecise computation
model exhibits the greatest improvement in terms of data preci-
sion.
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Table 5: HVLB CC vs Previous Work
Heterogeneity
of processors
Heterogeneity
of networks
Communication
contention
Accurate time
predictability
Load balance
over resources
Schedulability
of stream
processing
Varying data
input arrival
rate
HEFT, CPOP [24] 7
Automotive DSMS [5, 6] 7 7
Clustering-based [28, 29, 30, 31, 22] 7 7
Comm. contention-based [34, 35] 7 7 7
APN-based [36] 7 7 7
HSV CC [25] 7 7 7 7
HVLB CC 7 7 7 7 7 7 7
6. Related Work
In the automotive field, DSMSs have been researched for ap-
plications in automotive embedded systems in order to reduce
data processing complexity and software development costs. In
a previous study [6], a scheduling method that uses the earli-
est deadline first for an automotive embedded DSMS was im-
plemented on each distributed processor. In [5], distributed
stream processing on single- and multi-core processors was in-
vestigated to process numerous streams of data from external
communications more efficiently. However, these methods as-
sume that an optimal distribution pattern for multiple operators
(tasks) is already known; thus, the distributions of operators and
messages on multiple processors and networks have not previ-
ously been described in detail. StreamCar [7] is a stream pro-
cessing platform that facilitates the combination of sensor data.
However, this method does not consider strict real-time con-
straints, which are important in automotive systems, and does
not include a scheduling method.
Most DAG scheduling algorithms are based on list schedul-
ing which maintains a list of tasks in a DAG according to their
priorities. This process has two phases: (i) a task prioritizing
phase to assign a priority to each task and to queue the tasks
according to their priorities and (ii) a processor selection phase
to select a task based on its order of priority and to assign the
selected task to a suitable processor.
The heterogeneous earliest-finish-time (HEFT) algorithm
[24] calculates the upward rank value for each task, and the task
with the highest upward rank value is selected first by traversing
the graph upwards. The critical-path-on-a-processor (CPOP)
algorithm [24] uses both upward and downward rank values,
and these values are used to prioritize each task. This algorithm
is similar to the HEFT algorithm, but all of the tasks on criti-
cal paths are assigned to a single processor that can minimize
their execution times. These algorithms select processors for
the tasks according to their EFT values, in which the computa-
tion and communication times are calculated as average values.
They primarily concentrate on task scheduling to minimize the
schedule length without considering message scheduling. Fur-
thermore, they assume simple system models in which all of
the processors are fully connected and have concurrent inter-
processor communication, even though communication con-
tention can influence the execution time in parallel processing
[34]. Therefore, it is difficult to obtain accurate schedule re-
sults with these algorithms, especially in automotive embedded
systems in which time accuracy is strictly required.
Clustering-based scheduling algorithms [28, 29, 30, 31, 22]
primarily target networked on-chip multiprocessor architec-
tures that are generally intended for unbounded numbers of pro-
cessors. Tasks that are clustered according to some criteria in
the DAG are assigned to multiple processors. However, these
clustering-based scheduling algorithms commonly use dynamic
task allocation methods. When a task graph arrives at the sys-
tem, it must first enter a global waiting queue and will subse-
quently be moved to a local waiting queue on a processor. This
dynamic method is difficult to apply to automotive embedded
systems due to the potential for unpredictable communication
times. Thus, time predictability of stream processing cannot be
guaranteed. Moreover, these algorithms assume simple system
models in which communication contention is not considered
because particular communication links between two proces-
sors are assumed to be prepared, which indicates that commu-
nication contention can be ignored. To obtain accurate and ef-
ficient scheduling, both task and message scheduling must be
considered simultaneously. Therefore, the main weaknesses
of clustering-based algorithms are high-complexity and unpre-
dictable timing constraints because they primarily target unlim-
ited numbers of processors.
Some studies consider the communication contention prob-
lem in list scheduling algorithms. Sinnen et al. proposed
a communication contention-awareness scheduling algorithm
based on list scheduling [34, 35], and they showed that this
algorithm could produce significantly more accurate schedul-
ing than could a contention-unaware algorithm in a hetegeneous
computing environment in which all processors had the differ-
ent processing abilities. Their algorithms addressed contention
by providing appropriate communication routing between pro-
cessors. Tang et al. proposed a list scheduling method with
contention on communication links in heterogeneous comput-
ing environments with an arbitrary processor network (APN)
[36]. They concentrated on a network topology that consisted of
processors connected by the APN, in which constant p(p−1)/2
(p represents the number of processors) communication routes
between processors existed. For in-vehicle networks, several
types of network protocols, such as CAN and MOST, are inter-
connected via gateways. Thus, there are multiple routes be-
tween processors, and different numbers of communication
routes exist between them. Moreover, strict timing constraints
cannot be guaranteed in existing scheduling algorithms with
communication contention because they do not consider the
synchronization of tasks and messages and they assume that
communication delays are possible. Thus, it is difficult to mea-
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sure accurate end-to-end worst-case execution times (WCETs),
which are the most important factor in automotive fields.
Xie et al. [25] proposed HSV CC based on list scheduling in
consideration of communication contention problems in hetero-
geneous automotive embedded systems. They assumed that the
number of communication routes between different processors
could differ and selected the most appropriate communication
route. Moreover, they could provide task and message synchro-
nization, which is important for measuring accurate end-to-end
WCET. However, it is difficult to apply HSV CC to an auto-
motive DSMS for the following reasons. First, it can cause
inefficient resource allocation in which tasks and messages are
likely to be assigned to specific processors and network links.
In the worst case, some processors and links are poorly utilized
even though other processors and links have sufficient idle time
slots. Second, HSV CC scheduling was designed to schedule
DAGs. Thus, it is possible that some stream processing appli-
cations for automotive DSMSs may not be scheduled appro-
priately. Third, HSV CC, which assumes that the processing
time of each task is constant, is inappropriate for automotive
DSMSs. In stream processing, the requested processing time
for a task can vary. For example, the amount of input data for
map matching processing using stored map data and the exter-
nal vehicle information acquired by external communications
can vary over time. This type of processing is difficult to be
scheduled efficiently with static HSV CC. Static list scheduling
algorithms such as HSV CC or HEFT can be applied to dy-
namic scheduling to handle tasks whose requested processing
time can vary. However, a dynamic scheduling method is not
desired in automotive DSMSs due to strict time predictability
and resource restrictions.
Table 5 shows a comparison between HVLB CC and pre-
vious methods. HVLB CC can be applied to parallel and dis-
tributed environments consisting of heterogeneous processors
connected to in-vehicle networks that contain different tech-
nologies with different bandwidths. To predict execution times
for stream processing accurately, the proposed algorithm sched-
ules tasks and messages simultaneously in consideration of the
communication contention constraint. For application in auto-
motive DSMSs, HVLB CC considers LB, and can deal with
SPGs. Furthermore, the alternative version of the proposed al-
gorithm can handle tasks with varying input data arrival rates
by applying an imprecise computation model.
7. Conclusion
This paper has presented heuristic scheduling algorithms
based on static-list scheduling for automotive DSMSs. We
have addressed three issues in applying the existing static list
scheduling algorithm called HSV CC, which is proposed for
heterogeneous embedded systems, to stream processing distri-
bution: (i) previous task and message schedules can lead to less
efficient resource usages in a stream processing scenario, (ii)
the conventional method to determine the task scheduling order
may not be best suited to deal with stream processing graphs,
and (iii) tasks with time-varying computational requirements
are needed to be scheduled efficiently.
To address (i), we proposed the HVLB CC (A) algorithm,
which considers LB in addition to the parameters considered
by the HSV CC algorithm. We proposed HVLB CC (B) to
address issue (ii). HVLB CC (B) can deal with stream pro-
cessing task graphs and more various DAGs to prevent assign-
ing higher priorities to successor tasks. To schedule tasks more
efficiently with various computation times (iii), HVLB CC IC
utilizes schedule holes left in processors. These idle time slots
can be used to execute for optional parts and thereby generate
more precise result by applying imprecise computation model.
Our experimental results demonstrate that the proposed algo-
rithms achieve minimum schedule lengths, accuracies, and LB
values significantly better than those obtainable by using the ex-
isting HSV CC algorithm. In addition, the proposed HVLB CC
(B) algorithm can schedule more varied task graphs (including
SPG) without reducing performance. Furthermore, using im-
precise computation models, HVLB CC IC obtains higher pre-
cision data than HVLB CC can without imprecise computation
models. Therefore it is possible to improve the accuracy of ap-
plications that use V2V communication.
In the future, we plan to extend the proposed algorithm so
that it can be applied to task graphs with multiple periods and
deadlines. In an automotive DSMS, sensor data from different
sources (e.g., radar, camera, and external communication) gen-
erally arrive to the system at different periods and exit tasks that
produce the final processed sensor data for applications should
be able to have different deadlines. Furthermore, DSMS mech-
anisms such as data buffering, window aggregation, and opera-
tor state should be considered. To experimentally validate the
proposed scheduling algorithm, we also plan to conduct exper-
iments using data from real-world data sets and analyze the ex-
perimental results.
Acknowledgments
This work was supported by JSPS KAKENHI Grant Number
15H05305.
References
[1] Intelligent Transport Systems (ITS); V2X Applications; Part 3: Longitu-
dinal Collision Risk Warning (LCRW) Application Requirements Speci-
fication, ETSI TS 101 539-3, 2013.
[2] A. Lara, From Complex Mechanical System to Complex Electronic Sys-
tem: the Case of Automobiles, in: Automotive Technology and Manage-
ment, Vol. 14, 2014, pp. 65–81.
[3] Different Types of Microcontrollers are used in Automobile
Applications, Available from https://www.elprocus.com/
different-microcontrollers-used-in-automobiles.
[4] S. Seo, J. Kim, S. Hwang, K. Kwon, J. Jeon, A reliable gateway for in-
vehicle networks based on LIN, CAN, and FlexRay, ACM Trans. Embed.
Comput. Syst. 11 (1).
[5] J. Rho, T. Azumi, H. Oyama, K. Sato, N. Nishio, Distributed Processing
for Automotive Data Stream Management System on Mixed Single- and
Multi-core Processors, ACM SIGBED Rev. 13 (3) (2016) 15–22.
[6] A. Yamaguchi, Y. Nakamoto, K. Sato, I. Yoshiharu, Y. Watanabe,
S. Honda, H. Takada, AEDSMS: Automotive Embedded Data Stream
Management System, in: Proceedings of the 31st International Confer-
ence on Data Engineering (ICDE), 2015, pp. 1292–1303.
16
[7] A. Bolles, H.-J. Appelrath, D. Geesen, M. Grawunder, M. Hannibal, J. Ja-
cobi, F. Koster, S. Nicklas, D., StreamCars: A New Flexible Architecture
for Driver Assistance Systems, in: Proceedings of IEEE Intelligent Vehi-
cles Symposium (IV), 2012, pp. 252–257.
[8] D. J. Abadi, Y. Ahmad, M. Balazinska, U. Cetintemel, M. Cherniack, J.-
H. Hwang, W. Lindner, A. S. Maskey, A. Rasin, E. Ryvkina, N. Tatbul,
Y. Xing, S. Zdonik, The Design of the Borealis Stream Processing En-
gine, in: Proceedings of the 2nd Biennial Conference on Innovative Data
Systems Research (CIDR), 2005, pp. 277–289.
[9] D. J. Abadi, D. Carney, U. C¸etintemel, M. Cherniack, C. Convey, S. Lee,
M. Stonebraker, N. Tatbul, S. Zdonik, Aurora: A New Model and Archi-
tecture for Data Stream Management, The VLDB Journal 12 (2) (2003)
120–139.
[10] S. Chandrasekaran, O. Cooper, A. Deshpande, M. J. Franklin, J. M.
Hellerstein, W. Hong, S. Krishnamurthy, S. Madden, V. Raman, F. Reiss,
M. Shah, TelegraphCQ: Continuous Dataflow Processing for an Uncer-
tain World, in: Proceedings of the 1st Biennial Conference on Innovative
Data Systems Research (CIDR), 2003.
[11] D. Arvind, A. Arasu, B. Babcock, S. Babu, M. Datar, K. Ito, I. Nishizawa,
J. Rosenstein, J. Widom, STREAM: The Stanford Stream Data Manager
(demonstration description), in: Proceedings of the ACM SIGMOD In-
ternational Conference on Management of data, Vol. 26, 2003, p. 665.
[12] A. Safaei, A. Sharifrazavian, M. Sharifi, M. Haghjoo, Dynamic routing
of data stream tuples among parallel query plan running on multi-core
processors, Distrib. Parallel Databases 30 (2) (2012) 145–176.
[13] S. Das, S. Antony, D. Agrawal, A. Abbadi, Thread Cooperation in Mul-
ticore Architectures for Frequency Counting over Multiple Data Streams,
Proceedings of VLDB Endow. 2 (1) (2009) 217–228.
[14] Y. Zhou, B. Ooi, K.-L. Tan, J. Wu, Efficient Dynamic Operator Placement
in a Locally Distributed Continuous Query System, in: Proceedings of the
14th International Conference on Cooperative Information Systems, Vol.
4275, 2006, pp. 54–71.
[15] M. Muthucumaru, B. Tracy D., J. Howard, Heterogeneous distributed
computing, in: Proceedings of Encyclopedia of Electrical and Electronics
Engineering, Vol. 8, 1999, pp. 679–690.
[16] F. Dror G., R. Larry, S. Kenneth C., W. Parkson, Theory and Practice
in Parallel Job Scheduling, in: Book of Job Scheduling Strategies for
Parallel Processing, Vol. 1291, 1997, pp. 1–34.
[17] B. Rashmi, D. Agrawal, Improving scheduling of tasks in a heteroge-
neous environment, IEEE Transactions on Parallel and Distributed Sys-
tems 15 (2) (2004) 107–118.
[18] B. Sanjeev, C. S. Prashanth, Scheduling directed a-cyclic task graphs on
heterogeneous network of workstations to minimize schedule length, in:
Proceedings of the IEEE International Conference on Parallel Processing
Workshops, 2003, pp. 97–103.
[19] B. Savina, K. Padam, S. Kuldip, Dealing with heterogeneity through lim-
ited duplication for scheduling precedence constrained task graphs, J. Par-
allel Distrib. Comput. 65 (4) (2005) 479–491.
[20] G. Apostolos, Y. Tao, A comparison of clustering heuristics for schedul-
ing directed acyclic graphs on multiprocessors, J. Parallel Distrib. Com-
put. 16 (4) (1992) 276 – 291.
[21] T. Hagras, J. Janecek, A high performance, low complexity algorithm for
compile-time task scheduling in heterogeneous systems, Parallel Com-
puting 31 (7) (2005) 653 – 670, heterogeneous Computing.
[22] S. C. Kim, S. Lee, J. Hahm, Push-Pull: Deterministic Search-Based DAG
Scheduling for Heterogeneous Cluster System, IEEE Transactions on Par-
allel and Distributed Systems 18 (11) (2007) 1489–1502.
[23] T. Xiaoyong, L. Kenli, L. Renfa, V. Bharadwaj, Reliability-aware
scheduling strategy for heterogeneous distributed computing systems, J.
Parallel Distrib. Comput. 70 (9) (2010) 941–952.
[24] H. Topcuouglu, S. Hariri, M.-Y. Wu, Performance-Effective and Low-
Complexity Task Scheduling for Heterogeneous Computing, IEEE Trans-
actions on Parallel and Distributed Systems 13 (3) (2002) 260–274.
[25] X. Guoqi, L. Renfa, L. Keqin, Heterogeneity-driven end-to-end synchro-
nized scheduling for precedence constrained tasks and messages on net-
worked embedded systems, J. Parallel Distrib. Comput. 83 (C) (2015)
1–12.
[26] S. Katsunuma, S. Honda, K. Sato, Y. Watanabe, Y. Nakamoto, H. Takada,
Real-Time-Aware Embedded DSMS Applicable to Advanced Driver As-
sistance Systems, in: Proceedings of the IEEE 33rd International Sym-
posium on Reliable Distributed Systems Workshops (SRDSW), 2014, pp.
106–111.
[27] M. Yamada, K. Sato, H. Takada, Implementation and Evaluation of Data
Management Methods for Vehicle Control Systems, in: Proceedings of
the IEEE Vehicular Technology Conference (VTC Fall), 2011, pp. 1–5.
[28] T. Yang, A. Gerasoulis, DSC: scheduling parallel tasks on an unbounded
number of processors, IEEE Transactions on Parallel and Distributed Sys-
tems 5 (9) (1994) 951–967.
[29] S. Kim, J. C. Browne, A general approach to mapping of parallel compu-
tation upon multiprocessor architectures, in: Proceedings of the Interna-
tional Conference on Parallel Processing, Vol. 3, 1988, pp. 1–8.
[30] J.-C. Liou, M. A. Palis, An Efficient Task Clustering Heuristic for
Scheduling DAGs on Multiprocessors, in: Proceedings of Workshop on
Resource Management, Symposium of Parallel and Distributed Process-
ing, 1996, pp. 152–156.
[31] G. L. Stavrinides, H. D. Karatza, Scheduling Real-time DAGs in Hetero-
geneous Clusters by Combining Imprecise Computations and Bin Pack-
ing Techniques for the Exploitation of Schedule Holes, Future Gener.
Comput. Syst. 28 (7) (2012) 977–988.
[32] F. A. Omara, M. M. Arafa, Genetic algorithms for task scheduling prob-
lem, J. Parallel Distrib. Comput. 70 (1) (2010) 13–22.
[33] R. P. Dick, D. L. Rhodes, W. Wolf, TGFF: task graphs for free, in: Pro-
ceedings of the 6th international workshop on Hardware/software code-
sign, 1998, pp. 97–101.
[34] O. Sinnen, L. A. Sousa, Communication contention in task scheduling,
IEEE Transactions on Parallel and Distributed Systems 16 (6) (2005)
503–515.
[35] O. Sinnen, L. A. Sousa, F. Sandnes, Toward a Realistic Task Schedul-
ing Model, IEEE Transactions on Parallel and Distributed Systems 17 (3)
(2006) 263–275.
[36] X. Tang, K. Li, D. Padua, Communication contention in APN list schedul-
ing algorithm, in: Proceedings of Science in China Series F, Information
Sciences, Vol. 52, 2009, pp. 59–69.
17
